Memory architecture - PDFSEARCH.IO - Document Search Engine

Memory architecture
Results: 1714

#	Item
51	Abstract Massive Data Streams in Graph Theory and Computational Geometry Jian Zhang 2005 Streaming is an important paradigm for handling data sets that are too large to ﬁt in main memory. In the streaming computational Add to Reading List Source URL: cs-www.cs.yale.edu Language: English - Date: 2005-07-14 17:36:00 Computing Computer architecture Concurrent computing Computational complexity theory Algorithm Computational geometry Distributed computing Graph theory Memory hierarchy Academia Streaming algorithm Theoretical computer science
52	Exploiting ARM Performance Monitors Advisor(s): Raphael Spreitzer Institute for Applied Information Processing and Communications (IAIK) Graz University of Technology, Austria Motivation Add to Reading List Source URL: www.iaik.tugraz.at Language: English - Date: 2015-11-30 11:00:03 Computer architecture Computing Cache Computer engineering Memory hierarchy Computer memory
53	PDF Document Add to Reading List Source URL: www.cse.huji.ac.il Language: English - Date: 2004-02-25 06:27:47 Concurrent computing Parallel computing Computing MIMD Distributed computing Multiprocessing Process management Supercomputer architecture Distributed shared memory
54	Minimizing Stall Time in Single and Parallel Disk Systems Susanne Albers Naveen Garg y Abstract Add to Reading List Source URL: www14.in.tum.de Language: English - Date: 2013-11-25 11:05:53 Cache Computing Computer memory Computer architecture Computer engineering Mathematics Virtual memory Integral Locality of reference Interval Paging CPU cache
55	Paging in TinyOS Provide dynamic memory and paging capabilities in TinyOS using virtual addressing Robin Z¨ Add to Reading List Source URL: disco.ethz.ch Language: English - Date: 2014-09-26 08:36:59 Computing Computer memory Memory management Computer hardware Computer architecture Non-volatile memory Virtual memory C dynamic memory allocation Flash memory Random-access memory Paging EEPROM
56	This article was downloaded by: [Frank, Stefan L.] On: 26 November 2008 Access details: Access Details: [subscription numberPublisher Routledge Informa Ltd Registered in England and Wales Registered Number: 1 Add to Reading List Source URL: www.stefanfrank.info Language: English - Date: 2012-06-04 17:20:42 Linguistics Cognition Cognitive science Cognitive architecture Psychology ACT-R Conceptual model Discourse analysis Latent semantic analysis Working memory Semantic memory
57	Adaptive Insertion Policies for High Performance Caching Moinuddin K. Qureshi† Aamer Jaleel§ Yale N. Patt† Simon C. Steely Jr.§ Joel Emer§ †ECE Department The University of Texas at Austin {moin, Add to Reading List Source URL: researcher.watson.ibm.com Language: English - Date: 2010-10-27 12:12:26 Virtual memory Cache Computing Software Computer architecture Cache algorithms CPU cache Adaptive replacement cache Thrashing Working set Paging Pseudo-LRU
58	Design of Parallel and High-Performance Computing Fall 2013 Lecture: Memory Models Instructor: Torsten Hoefler & Markus Püschel Add to Reading List Source URL: spcl.inf.ethz.ch Language: English - Date: 2014-01-06 07:53:19 Computing Concurrent computing Computer architecture Parallel computing Transaction processing Cache coherency Cache coherence Consistency model Sequential consistency Xeon Computer memory Linearizability
59	Department of Electrical Engineering and Computer Science MASSACHUSETTS INSTITUTE OF TECHNOLOGYFallQuiz I Solutions Add to Reading List Source URL: css.csail.mit.edu Language: English - Date: 2016-01-29 11:50:05 Computing Software engineering Computer programming Software bugs X86 architecture Buffer overflow Computer memory X86-64 Return-to-libc attack X86 Return-oriented programming NX bit
60	E cient Software-Based Fault Isolation Robert Wahbe Steven Lucco Thomas E. Anderson Add to Reading List Source URL: www.cs.cmu.edu Language: English - Date: 2003-04-04 15:00:43 Computing Computer architecture Computer engineering Central processing unit Instruction set architectures Assembly languages Processor register MIPS instruction set Instruction set Addressing mode Virtual memory CPU cache

UPDATE